i210 voltage levels on SGMII interface

Hi everyone,

we are using a i210IS connected to an FPGA through its SGMII/MDIO interface.

MDIO works fine, but I can't find any information concerning the electrical levels required on the SER_P and SER_N pins, or out of the SET_P and SET_N pins.

Is that information available somewhere?

Thanks!